NXP Semiconductors /MIMXRT1021 /TMR1 /DMA3

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as DMA3

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IEFDE)IEFDE 0 (CMPLD1DE)CMPLD1DE 0 (CMPLD2DE)CMPLD2DE

Description

Timer Channel DMA Enable Register

Fields

IEFDE

Input Edge Flag DMA Enable

CMPLD1DE

Comparator Preload Register 1 DMA Enable

CMPLD2DE

Comparator Preload Register 2 DMA Enable

Links

() ()